


1 FEP		
SCALE:	APPROVED BY:	DRAWN BY HARRIS
DATE: 5 MAR 84		REVISED
PROCESSOR, ADDRESS BUFFERING, INTERRUPT PAL		
DRAWING NUMBER		1 OF



1-14
3-26
8-28


2 FEP		
SCALE:	APPROVED BY:	DRAWN BY HAKLIS
DATE: 7 MAR 84		REVISED
LOCAL RAM, RAM AND, OPTIONALLY, EEPROM LOCAL DEVICE SELECT DECODING, DATA BUS BUFFERS		
DRAWING NUMBER		25
Z OF		

11117 PRINTED ON NO. 10000-10 CLEARPRINT FADE-OUT

MCSPAL





24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RAM (10000)
ctrlReg
ctlSel, STATUS




2-14
4-16
2-22

3 FEP		
SCALE:	APPROVED BY:	DRAWN BY HARRIS
DATE: 8 MAR 84		REVISED
INTERRUPT REQUEST/ACKNOWLEDGE LOGIC		
		DRAWING NUMBER 3 OF



4 FEP		
SCALE:	APPROVED BY:	DRAWN BY HARRIS
DATE: 29 MARCH 1984		REVIEWED:
DRAM ADDRESS MUX + RFSH COUNTER, BUS I/O DECODER,		
DRAWING NUMBER		4 OF



DAL PINOUTS

16L8A	I	1, 2, 3, 4, 5, 6, 7, 8, 9, 11
	O	12, 13, 14, 15, 16, 17, 18, 19
16R8A	I	2, 3, 4, 5, 6, 7, 8, 9
	Q	12, 13, 14, 15, 16, 17, 18, 19
16R6A	I	2, 3, 4, 5, 6, 7, 8, 9
	O	12, 19
	Q	13, 14, 15, 16, 17, 18

5 FEP

SCALE: _____ APPROVED BY: _____


DATE: 19 MAR 1981 _____

DESIGNED BY: WARK'S

REVISED BY: _____


68K MEMORY ADDRESS MAPPING, INTERNAL BUS PRIORITIZATION, DRAM TIMING

DRAWING NUMBER: 12 OF 5



52-16
4-28

6 FEP		
SCALE:	APPROVED BY:	DRAWN BY <i>HAKIS</i>
DATE: 13 MAR 84		REVISED
DRAM ARRAY + DATA BUFFERING		
DRAWING NUMBER		39
		6 OF




3-14
1-16
5-20
1-24


- BZ54 MODES**
- CTR0 - MODE 2 or 3
 - CTR1 - MODE 0
 - CTR2 - MODE 1


FEP

SCALE:	APPROVED BY:	DRAWN BY: <i>HACE/S</i>
DATE: 21 MAR 1984	REVISED:	
CLOCKS + 68000 LOCAL I/O (CTC, CTRL + STATUS)		
DRAWING NUMBER		7 OF




8 FEP		
SCALE:	APPROVED BY:	DRAWN BY HALCS
DATE: 23 MARCH 80		REVISED
8BIT I/O PERIPHERAL INTERFACE, GP18 INTERFACE		
DRAWING NUMBER		12 OF





74ALS74/576


D	Q
2	19
3	18
4	17
5	16
6	15
7	14
8	13
9	12




J3

50 PIN SM FLAT CABLE

10 FEP		
SCALE:	APPROVED BY:	DRAWN BY HARRIS
DATE: 26 MARCH 1984		REVISED
16 BIT PARALLEL HOST INTERFACE (GENERIC)		
DRAWING NUMBER		10 OF








12 FEP

SCALE:	APPROVED BY:	DRAWN BY HACEIS
DATE: 29 MARCH 1984		REVISED
DMA CONTROLLER INTERFACE		
DRAWING NUMBER		12 OF

18






13 FEP		
DATE: 9 APRIL 1986	APPROVED BY:	DRAWN BY HARRIS
16081 FPU INTERFACE		REVISED
DRAWING NUMBER		13 OF



2-20
4-14

14 FEP		
SCALE:	APPROVED BY:	DRAWN BY HARRIS
DATE: 9 APRIL 1984		REVISED
16081 FPU's + STATUS REGISTER		
	DRAWING NUMBER	14 OF




15 FEP

SCALE: _____ APPROVED BY: _____ DRAWN BY: HAKELIS

DATE: 11 APRIL 1984 _____ REVISION: _____

TRANSFORM PROCESSOR INTERFACE CONNECTOR

DRAWING NUMBER: 2 OF 15



16 FEP		
SCALE:	APPROVED BY:	DESIGNED BY HARRIS
DATE: 16 APRIL 1984		REVISED
DTACK + CH 2 DMA SELECTOR		
DRAWING NUMBER		16 OF




MAIN BUS - ADDRESS, CONTROL + DATA

A - 1 4 5 8 9 12 13 14 15


C - 2 4 5 8 10 12 13 15 16

D - 2 4 8 10 11 12 13 14 15


17 FEP		
SCALE:	APPROVED BY:	DRAWN BY HARRIS
DATE: 17 APR 1984		REVISED
BUS LEGENDS		
		DRAWING NUMBER 17 OF




SCALE:		APPROVED BY:		DRAWN BY:	
DATE:				REVISED:	
DRAWING NUMBER					



SCALE:	APPROVED BY:	DRAWN BY HARBA
DATE: 1 MAR 84		REVISION
150 NS DRAM TIMING W/ 20 NS (SOMME) TIMING RESOLUTION		
		DRAWING NUMBER



\emptyset \emptyset \emptyset \emptyset 1 2 3 4 5 6 7 \emptyset \emptyset 1 2 3 4 5 6 7 8 9 A B C \emptyset \emptyset



SCALE:	APPROVED BY:	DRAWN BY GDH
DATE: 12 MAR 84		REVISED
DRAMPAL REFRESH TIMING		
		DRAWING NUMBER